Technical Disclosure Commons
Defensive Publications Series
September 2022

Improving Accuracy of Capacitance Tests for Supercapacitors
Wayne Ando
Amogh Simha

Follow this and additional works at: https://www.tdcommons.org/dpubs_series

Recommended Citation
Ando, Wayne and Simha, Amogh, "Improving Accuracy of Capacitance Tests for Supercapacitors",
Technical Disclosure Commons, (September 21, 2022)
https://www.tdcommons.org/dpubs_series/5396

This work is licensed under a Creative Commons Attribution 4.0 License.
This Article is brought to you for free and open access by Technical Disclosure Commons. It has been accepted for
inclusion in Defensive Publications Series by an authorized administrator of Technical Disclosure Commons.

Ando and Simha: Improving Accuracy of Capacitance Tests for Supercapacitors

PURE STORAGE DEFENSIVE PUBLICATION
Improving Accuracy of Capacitance Tests for Supercapacitors
Wayne Ando
Amogh Simha

Published by Technical Disclosure Commons, 2022

2

Defensive Publications Series, Art. 5396 [2022]

Motivation
A supercapacitor (SC) may be a high-capacity capacitor that bridges the gap between electrolytic
capacitors and rechargeable batteries. Supercapacitors may store 10 to 100 times more energy per
unit volume or mass than other types of capacitors, such as electrolytic capacitors. Supercapacitors
may also accept and deliver charge much faster than rechargeable batteries (e.g., lithium-ion
batteries). Supercapacitors may furthers be able to tolerate more charge and discharge cycles than
rechargeable batteries. Supercapacitors are often used as power backup for electronic/computing
components, such as random-access memory (RAM), flash memory, etc. A supercapacitor may also
be referred to as an ultracapacitor.
A controller chip (which may be referred to as a controller) may control the operations of one or
more supercapacitors. One of the functions of the controller chip may be to perform tests on the
supercapacitors. For example, the controller chip may perform an equivalent series resistance (ESR)
test to measure the ESR of the supercapacitors. In another example, the controller chip may
perform a capacitance test to measure the capacitance of the supercapacitors.
A controller chip (such as an Analog Devices LTC3351 controller) may not perform these tests (e.g.,
a capacitance test) in a desired manner. For example, when the controller charges a supercapacitor
to perform a capacitance test, the controller chip may not hold the charge and/or current (provided
to the supercapacitor) at a desired level for a desired period of time. This may decrease the
accuracy of the capacitance test. For example, if the charge and/or current (provided to the
supercapacitor) at a desired level for a desired period of time, the controller chip may not be able to
measure/determine an accurate capacitance for the supercapacitor when performing the
capacitance test.

Description
As discussed above, the controller chip may perform various tests on the supercapacitors. For
example, when performing tests on supercapacitors, a controller chip (such as the Analog Devices
LTC3351 controller) may perform an ESR tests followed by a capacitance test. The controller chip
may allow users to control/set various parameters, settings, configurations, etc., of the tests. For
example, the controller chip may allow the user to control how long each of the tests should run
(e.g., set a desired length of time for each test). When the controller chip (such as the Analog
Devices LTC3351 controller) does not perform tests in a desired manner, the user may be able to
adjust the settings, parameters, etc., of the tests to emulate, simulate, etc., a desired behavior for
the tests.
For example, the Analog Devices LTC3351 controller may perform an ESR test followed immediately
by a capacitance test. The Analog Devices LTC3351 controller may not hold the charge and/or
current (provided to the supercapacitor) at a desired level for a desired period of time when
performing the capacitance test, as discussed above. By adjusting the settings, parameters, etc., of
the ESR test, the user may be able to emulate/simulate holding the charge and/or current (provided
to the supercapacitor) at a desired level for a desired period of time. For example, the time period
for running the ESR test may be set to a maximum value (e.g., 90 seconds, 120 seconds, or some
other appropriate period of time). Setting the time period for running the ESR test may cause the
© Pure Storage 2022

https://www.tdcommons.org/dpubs_series/5396

|2

3

Ando and Simha: Improving Accuracy of Capacitance Tests for Supercapacitors

controller to charge the supercapacitor and hold the charge/voltage for the full duration of the ESR
test. The Analog Devices LTC3351 controller may perform the capacitance test immediately after
the ESR test (where the charge/voltage was held for the whole duration of the ESR test). This may
effectively cause the charge and/or current (provided to the supercapacitor) to remain at a desired
level for a desired period of time. Be effectively cause the controller to charge the supercapacitor
and hold the charge/voltage for a longer time, the accuracy of the capacitance test may be
increased/improved.
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